الفهرس 
IntroductionOnly 14 pages are availabe for public view
 |  | from | 132 |  |  |
| | | from | 132 | | |
Abstract
This thesis is devoted to introduce a new radar ECCM technique implementation using microcontrollers A TMGA 16 to generate the digital chaotic map required for frequency agile control of Radar systems. The implemented circuit is simple, low cost and suitable for use with Radar systems. The circuit can changes the carrier frequency of the transmitted signal based on a chaotic map, benefits the security and confidentiality to the radar waveform against Electronic Counter Measurement (ECM).
Electronic counter-countermeasures (ECCM) are a part of the electronic warfare which includes a variety of practices which attempt to reduce or eliminate the effect of electronic countermeasures (ECM) on surveillance radar. Jamming Analysis and Transmission Selection (JA TS) is an operator selectable frequency agility mode in which frequency selection is based on Jamming level measurements taken at different frequencies in the band. JATS identifies the least jammed available frequency and uses it. The Jamming level measurement data is taken during the radar receiving time. Radar frequency agility means any technique which changes, in a pseudo-random sequence, the carrier frequency of a pulsed radar transmitter between pulses or between groups of pulses by an amount equal is to or larger than the pulse bandwidth.
The proposed control circuit changes the carrier frequency of the transmitted signal based on a chaotic map, benefits the security and confidentiality to the radar waveform against ECM. The circuit also transfers the manual or Jamming Analysis Transmission Selection (JATS) control to the radar Phase Locked Loop (PLL).
The circuit is simulated using Matlab program and Proteus circuit simulation program. The results show that the implemented circuit generates 256 random frequency codes with 256 initial conditions using the proposed chaotic map and also analyze the frequency power spectrum of the received signal to generate the least jammed channel to operate it. A security analysis for the implemented circuit is performed and presented.