الفهرس 
chapter 1: IntroductionOnly 14 pages are availabe for public view
 |  | from | 85 |  |  |
| | | from | 85 | | |
Abstract
The communication systems play an important role in our life especially that we live in the informational revolution age. Today, the communication systems have reached in to high data rates; however it’s important to ensure that data reach in to their destination correctly. For this purpose, channel coding that is used by adding redundancy bits to ensure that any error occurs during transmission will be detected then corrected. Convolution encoding with Viterbi decoding is a powerful method for restoring and correcting the received data into the original data. Viterbi algorithm is employed in wireless communications for decoding the convolutional codes; those codes are used in every robust digital communication system. Such decoders are complex and consume large amount of power. Since, there is a large variety of modern wireless communication standards. A flexible hardware platform that can be configured to support different standards is required. In this thesis, a reconfigurable Viterbi decoder has been designed. The proposed Viterbi decoder has an architecture that supports constraint lengths 3, 5, and 7, and code rates 1/2 and 1/3 which makes it compatible with many common communication standards, such as Wi-Max, WLAN, 3GPP2, 3GPP, GSM and LTE. The proposed Viterbi decoder has been simulated using Xilinx ISE 14.5 simulator and implemented with VHDL on Xilinx Zed board, Zynq-7000 FPGA using Xilinx iMPACT device configuration tool. Moreover, in the proposed architecture design, a modified add-compare-select unit that efficiently reduces power consumption by 26% and area by 21% is employed.