الفهرس Only 14 pages are availabe for public view
 |  | from | 100 |  |  |
| | | from | 100 | | |
Abstract
Transaction level model for Network on chip (NoC) router is used to implement NoC and compare it to system on chip (SoC) bus model. Performance evaluation is presented for both systems using different traffic loads and patterns along with different network sizes