Search In this Thesis
   Search In this Thesis  
العنوان
Clock synchronization indigital communication system /
المؤلف
Khatter, Ashraf Afifi Mostafa.
هيئة الاعداد
باحث / Ashraf Afifi Mostafa Khatter
مشرف / Abdel Azim El Mahdi
مناقش / Ahmed M. Hamead
مناقش / Abdel Azim El Mahdi
الموضوع
Digital communicatio system. Clock synchronization techniques.
تاريخ النشر
1995.
عدد الصفحات
154 p . :
اللغة
الإنجليزية
الدرجة
ماجستير
التخصص
الهندسة الكهربائية والالكترونية
تاريخ الإجازة
1/1/1995
مكان الإجازة
جامعة بنها - كلية الهندسة بشبرا - department of electric
الفهرس
Only 14 pages are availabe for public view

from 161

from 161

Abstract

Clock synchronization in digital communication systems has importance in decreasing probability of error in receiving data.
So it is important to recover this clock in the receiving systems.
Systems which suffer from weakness in recovering clock consumed power to get an error-free in receiving.
There are different methods in receiving bit synchronization which depend on determing the line component in the spectrum of the receiving signal which has frequency equal the frequency rate of the transmitting data.
Some of transmitting signals have line component at the clock frequency, consequently they need special processing generating this line component.
The study examines the methods used in generating the line component from the spectrum for different signals.
Also the study represents the transmitting signals in the ideal and practical conditions. It simulates the processing methods (prefiltering- nonlinearities- postfiltering).
The study simulates the different types of prefiltering that suitable for the known nonlinearities used for generating a line component at the clock frequency .
The type of the used nonlinearities are :
1- Absolute-value
2- 2- Square-law
3- Fourth-power
4- Ex-or Circuit
The pre-filter types are :
5- High pass raised cosine filter
6- Resonance filter
- Butter worth filter
7- The study gives a complete picture for the effects of both types and the methods of nonlinearities on the phase jitter.
8- from this study , the designer of clock synchronization can choose the suitable prefiltering and corresponding nonlinearities in realizing minimum phase jitter of synchronizing signal to decrease the probability of error in receiving data.
9- Chapter(1) includes an introduction in digital communications. Chapter (2) introduction to optimal bit synchronization, bit synchronization techniques and analysis of both squaring and ez-or symbol timing recovery. Chapter (3) deals with the simulation of baseband bit synchronization, simulation of signals,filters, nonlinearities and jitter computation. Chapter (4) includes the simulation results for different types of filters and nonlinearities in addition to conclusions and future work.